

Failsafe Watchdog

Description

The H6006 is a monolithic low power CMOS device combining a programmable digital timer and a series of voltage comparators on the same chip. The device is specially convenient for Watch-Dog functions such as microprocessor and supply voltage monitoring. The watchdog part is designed to be used in all applications where it is important that after the occurrence of a malfunction the microprocessor system is stopped to avoid further damage. The timeout warning signal (\overline{TO}) can be used to try to reactivate the system before halting it. The voltage monitoring part provides double security by combining both unregulated voltage and regulated voltage monitoring simultaneously. The H6006 initializes the power-on reset after V_{IN} reached V_{SH} and V_{DD} raises above 3.5 V. If V_{IN} drops below V_{SL} , the H6006 gives an advanced warning signal for register saving and if the voltage drops further below V_{RL} , \overline{RES} goes active. The H6006 functions at any supply voltage down to 1.5 V and is therefore particularly suited for start-up and shut-down control of microprocessor systems

Features

- Failsafe watchdog function: timeout warning after 1st timeout period, reset after 2nd timeout period, reset remains active to avoid further failures
- Standard timeout period and power-on reset time (10 ms), externally programmable if required
- V_{IN} monitoring with 3 standard or programmable trigger voltages for: power-on reset initialization, advanced power-fail warning (\overline{SAVE}), reset at power-down (\overline{RES})
- V_{DD} monitoring: power-on reset initialization enabled only if $V_{DD} \geq 3.5$ V
- Internal voltage reference
- Works down to 1.5 V supply voltage
- Push-pull or Open drain outputs
- Low current consumption
- Available for normal and extended temperature range
- SO8 package

Applications

- Microprocessor and microcontroller systems
- Point of sales equipment
- Telecom products
- Automotive subsystems

Typical Operating Configuration




Fig. 1

Pin Assignment




Fig. 2



Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage V _{DD} to V _{SS}	V _{DD}	-0.3 to +8 V
Voltage at any pin to V _{SS}	V _{MIN}	-0.3
Voltage at any pin to V _{DD} (except V _{IN})	V _{MAX}	+0.3
Voltage at V _{IN} to V _{SS}	V _{INMAX}	+15 V
Current at any output	I _{MAX}	±10 mA
Storage temperature	T _{STO}	-65... +150 °C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component.

Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Typ	Max.	Units
Operating temperature Industrial	T _{AI}	-40		+85	°C
Supply voltage	V _{DD}	1.5		5.5	V
Comparator input voltage					
Version A2, A3, B2, B3	V _{IN}	0		V _{DD}	V
Version B1	V _{IN}	0		12	V
RC-oscillator programming (see Fig. 15)					
External capacitance	C1			100	nF
External resistance	R1	10			kΩ

Table 2

Electrical Characteristics

V_{DD} = 5.0 V, T_A = -40 to +85 °C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Units
V _{DD} activation threshold	V _{ON}	T _A = 25 °C	3		3.5	V
V _{DD} deactivation threshold	V _{OFF}	T _A = 25 °C		V _{ON} - 1.5		V
Supply current	I _{DD}	RC open, TCL = 5 V, V _{IN} = 0 V		50	140	μA
Input V _{IN} , $\overline{\text{TCL}}$ Leakage current	I _{IP}	V _{SS} ≤ V _{IP} ≤ V _{DD} ; T _A = 85 °C		0.005	1	μA
Input current on pin V _{IN}	I _{IN}	Version B1; V _{IN} = 10 V		100	180	μA
TCL input low level	V _{IL}				0.8	V
TCL input high level	V _{IH}		2.4			V
$\overline{\text{TO}}$, RES. $\overline{\text{SAVE}}$ Outputs Leakage current	I _{OLK}	Versions A2, A3; V _{OUT} = V _{DD}		0.05	1	μA
Drive currents (all versions)	I _{OL}	V _{OL} = 0.4 V	3.2	8		mA
	I _{OL}	V _{DD} = 3.5 V; V _{OL} = 0.4 V	2			mA
	I _{OL}	V _{DD} = 1.6 V; V _{OL} = 0.4 V	80			μA
Drive currents (versions B1, B2, B3) ¹⁾	I _{OH}	V _{OH} = 4.0 V	3.2	8		mA
	I _{OH}	V _{DD} = 3.5 V; V _{OH} ≥ 2.8 V	2			mA
	I _{OH}	V _{DD} = 1.6 V; V _{OH} = V _{DD} -0.4	80			μA

¹⁾Versions: An = open drain outputs; Bn = push-pull outputs

Table 3

V_{IN} Surveillance

Voltage thresholds at T_A = 25 °C

Version ¹⁾	Comparator Reference	Input Resistance R _{VIN}	Thresholds	Threshold Tolerance	Ratio Tolerance ³⁾
B1	V _{DD}	100kΩ	9.00 8.00 7.00 ²⁾	± 5%	+2%
A2, B2	V _{DD}	~100MΩ	2.25 2.00 1.75 ²⁾	± 5%	+2%
A3, B3	Band-gap reference	~100MΩ	2.00 1.95 1.90	± 10%	+2%

¹⁾Versions: An = open drain outputs; Bn = push-pull outputs

²⁾ at V_{DD} = 5 V

³⁾ Threshold ratio as V_{SH}/V_{SL} or V_{SL}/V_{RL}

Table 4

Timing Characteristics

$V_{DD} = 5.0\text{ V}$, $T_A = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Units
Propagation delays $\overline{\text{TCL}}$ to output pins	T_{DIDO}			250	500	ns
V_{IN} to output pins	T_{AIDO}	Excluding debounce time T_{DB}		4	10	μs
Logic transition times on all output pins	T_{TR}	Load 10 k Ω , 100 pF		30	100	ns
Timeout period	T_{TO}	RC open, unshielded, $T_A = 25\text{ }^\circ\text{C}$	6	10	16	ms
	T_{TO}	RC open, unshielded (not tested)	4.5		20	ms
T_{TCL} input pulse width	T_{TCL}		150			ns
Power-on reset debounce	T_{DB}			$T_{TO/32}$		ms

Table 5

Timing Waveforms

Voltage Reaction: V_{DD} Monitoring




Fig. 3

Voltage Reaction: V_{IN} Monitoring






Fig. 4


Timer Reaction



Combined Voltage and Timer Reaction



Block Diagram



Pin Description

Pin	Name	Function
1	V _{IN}	Voltage monitoring input
2	TCL	Timer clear input signal
3	RC	RC oscillator tuning input
4	V _{SS}	GND terminal
5	RES	Reset output
6	SAVE	Save output
7	TO	Timer output signal
8	V _{DD}	Positive supply voltage terminal

Table 6

Functional Description

Supply Lines

The circuit is powered through the V_{DD} and V_{SS} pins. It monitors both its own V_{DD} supply and a voltage applied to the V_{IN} input.

V_{DD} Monitoring

During power-up the V_{IN} monitoring is disabled and RES and SAVE stay active low as long as V_{DD} is below V_{ON} (3.5 V). As soon as V_{DD} reaches the V_{ON} level, the state of the outputs depend on the watchdog timer and the voltage at V_{IN} relative to the thresholds (see Fig. 3 and 4). If the supply voltage V_{DD} falls back below V_{OFF} (1.5 V) the watchdog timer and the V_{IN} monitoring are disabled and the outputs SAVE and RES are active low. The V_{DD} line should be free of spikes.

V_{IN} Monitoring

The analog voltage comparators compare the voltage applied to V_{IN} (typically connected to the input of the voltage regulator) with the stabilized supply voltage V_{DD} (versions B1, A2, B2) or with the bandgap voltage (versions A3, B3) (see Fig. 7). At power-up, when V_{DD} reached V_{ON} and V_{IN} reaches the V_{SH} level, the SAVE output goes high, and the timer starts running, setting RES high after the time T_{TO} (see Fig. 4). If V_{IN} falls below V_{SL}, the SAVE output goes low and stays low until V_{IN} rises again above V_{SH}. If V_{IN} falls below the voltage V_{RL}, the RES output will go low and the on-chip timer will stop. When V_{IN} rises again above V_{SH}, the timer will initiate a power-up sequence. The RES output may however be influenced independently of the voltage V_{IN} by the timer action, see section "Combined Voltage and Timer Action". Monitoring the rough DC side of the regulator as shown in Fig. 12 is the only way to have advanced warning at power-down. Spikes on V_{IN} should be filtered if they are likely to drop below V_{SL}.

The combination of V_{IN} and V_{DD} monitoring provide high system security: if V_{IN} rises much faster than V_{DD}, then the device starts the power-on sequence only when V_{DD} reached V_{ON} (Fig. 3). Short circuits on the regulated supply voltage can be detected.

Voltage Thresholds on V_{IN}

The H6006 is available with 3 different sets of thresholds:

Version B1: with internal voltage divider, resulting in thresholds for direct monitoring of the unregulated voltage without external components.




Fig. 8

Version A2, B2: for monitoring of all unregulated voltage, where custom programming is required. Fixed resistor values can be used for programming.




Fig. 9

Version A3, B3: for monitoring of regulated voltage, where no unregulated voltage is available (the tolerance is ±10 %, see Table 4. For tighter tolerances, trimming can be used, see Fig. 10).




Fig. 10

Package Information

Dimensions of 8-Pin SOIC Package




Fig. 16

Ordering Information

When ordering, please specify the complete Part Number

Part Number	Version	Threshold (see Table 4)	Output Type	Package	Delivery Form	Package Marking (first line)	Temperature Range
H6006A2SO8A	A2	2.00	Open drain	8-pin SOIC	Stick	6006A2	-40 to +85 °C
H6006A2SO8B				8-pin SOIC	Tape & Reel	6006A2	
H6006A3SO8A*	A3	1.95		8-pin SOIC	Stick	6006A3	
H6006A3SO8B*				8-pin SOIC	Tape & Reel	6006A3	
H6006B1SO8A	B1	8.00	Push-pull	8-pin SOIC	Stick	6006B1	
H6006B1SO8B*				8-pin SOIC	Tape & Reel	6006B1	
H6006B2SO8A	B2	2.00		8-pin SOIC	Stick	6006B2	
H6006B2SO8B				8-pin SOIC	Tape & Reel	6006B2	
H6006B3SO8A	B3	1.95	8-pin SOIC	Stick	6006B3		
H6006B3SO8B			8-pin SOIC	Tape & Reel	6006B3		

* = non stock item. Might be available on request and upon minimum order quantity (please contact EM Microelectronic).

Note: Other versions are no longer available

EM Microelectronic-Marín SA cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an EM Microelectronic-Marín SA product. EM Microelectronic-Marín SA reserves the right to change the circuitry and specifications without notice at any time. You are strongly urged to ensure that the information given has not been superseded by a more up-to-date version.